The adoption of graphene in electronics, optoelectronics and photonics is hindered by the difficulty in obtaining high quality material on technologically-relevant substrates, over waferscale sizes and with metal contamination levels compatible with industrial requirements. To date, the direct growth of graphene on insulating substrates has proved to be challenging, usually requiring metal-catalysts or yielding defective graphene. In this work, we demonstrate a metal-free approach implemented in commercially available reactors to obtain high-quality monolayer graphene on c-plane sapphire substrates via chemical vapour deposition (CVD). We identify via low energy electron diffraction (LEED), low energy electron microscopy (LEEM) and scanning tunneling microscopy (STM) measurements the Al-rich reconstruction (√31 × √31) ± 9° of sapphire to be crucial for obtaining epitaxial graphene. Raman spectroscopy and electrical transport measurements reveal high-quality graphene with mobilities consistently above 2000 cm 2 /Vs. We scale up the process to 4-inch and 6-inch wafer sizes and demonstrate that metal contamination levels are within the limits for back-end-of-line (BEOL) integration. The growth process introduced here establishes a method for the synthesis of wafer-scale graphene films on a technologically viable basis.
Introduction
The route for the implementation of graphene in the electronic/optoelectronic-technology market relies on the existence of a synthesis method that yields graphene films over wafer-scale, with good crystallinity and with contamination levels compatible with large-scale back-end-of-line (BEOL) integration. At present, chemical vapour deposition (CVD) on catalytic copper (Cu) substrates is widely recognized as the most promising route to obtain scalable monolayer graphene for electronic and optoelectronic applications [1] [2] [3] [4] . However, significant hurdles are limiting the actual integration of CVD graphene grown on Cu for most applications. In the first instance, the unavoidable transfer process over wafer-scale is rather cumbersome and introduces contamination, unintentional doping, and mechanical stress [5] [6] [7] , which adversely impact the physical integrity and electrical performance [8] of the graphene layer. The significant challenge involved in carrying out this seemingly straightforward task, is reflected by the vast literature on large-scale transfer processes.
Secondly, metallic contamination levels in transferred CVD graphene grown on Cu are typically well-above the specifications requested for BEOL integration [6] . Clearly, as graphene moves closer towards applications, contamination will become an increasingly serious roadblock, unless addressed.
A way to overcome the above hurdles would be to directly synthesize graphene onto the target substrate, such as epitaxial graphene on silicon carbide (SiC) [9, 10] . There, high growth temperatures provide a sufficient amount of energy to sublimate silicon from the substrate, while the remaining carbon rearranges on the surface in the form of graphene. However, the very high cost of the substrate and of the process itself, together with its marginal and niche application range in consumer electronics make it something of a cul-de-sac as a route for commercialisation.
The successful synthesis of monolayer high-quality graphene on sapphire would instead be readily implemented into what is already a very mature device-processing technology as well as into the vast market pushing it. Indeed, sapphire has recently become ubiquitous as a substrate for light-emitting diodes [11] [12] [13] , and is being adopted in microelectronics with relevance in high frequency and data communication [13] . Also, synthesis of graphene on sapphire would provide an alternative route to obtain metal-free graphene that could be transferred onto final target substrates, something that to date has not been achieved at wafer scale for epitaxial graphene on SiC due to the very strong epitaxial interaction with the growth substrate. To date, several works have reported attempts to synthesize graphene directly onto insulating substrates, mostly silicon and sapphire [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] . Most of them use metal catalysts sacrificially deposited on the substrate [16, [20] [21] [22] [23] or in the vapour phase [18] to aid the growth, which does not resolve the metallic contamination issue. Only few works have reported the metal-free synthesis of graphene on sapphire, obtaining high-quality graphene over small areas at growth temperatures higher than 1500 °C [14, 15] . Scaling up high-quality metal-free graphene on sapphire has proved to be challenging, with best reported mobilities for 2 inch graphene wafers of about 370 cm 2 /Vs [17] . Also, no work has identified to date the sapphire surface reconstruction upon graphene growth, a crucial aspect in identifying and clarifying favourable growth mechanisms. Ultimately, to date, no work has identified a clear path to obtain wafer-scale metal-free graphene on sapphire with mobilities comparable to those obtained for graphene grown on Cu. Here, we demonstrate and scale up to 4-inch and 6-inch wafers a CVD metal-free approach for growing graphene directly on sapphire substrates that yields films with mobilities above 2000 cm 2 /Vs and contamination levels compatible with BEOL integration. We show that wafer-scale graphene films grown on sapphire can be transferred with a metal-free approach while maintaining the original (as-grown) carrier mobilities. Furthermore, we perform an in-depth investigation of the graphene/sapphire interface via low energy electron diffraction (LEED) and scanning tunneling microscopy (STM), which allows us to identify the path for high-quality epitaxial growth.
Results

The importance of surface preparation
Two different approaches for graphene synthesis were adopted and compared as shown in the schematic diagram reported in Fig 1 (a) . In one case, graphene was grown directly on sapphire without preparing the surface (pristine), while in the other one the sapphire surface was hydrogen-etched (H2-etched) before graphene deposition. In both cases, c-plane Al2O3(0001) dies were introduced in a high temperature cold-wall research reactor (AIXTRON BM Pro HT) and graphene was grown at 1200 °C, 25 mbar, in a mixture of 20:2:0.1 Ar:H2:CH4 for 30 minutes. In the H2-etched approach, an additional step was performed prior to graphene growth, where the sapphire samples were etched in the same reactor at 1180°C, 750 mbar, in H2 atmosphere for 5 minutes. More detailed information about the growth and etching processes can be found in the Experimental Section. Raman spectroscopy, atomic force microscopy (AFM), and electrical measurements were performed to investigate the quality of the graphene grown with the two different approaches
The topographical difference between the graphene grown on pristine and H 2 -etched sapphire is remarkable, as visible in the AFM micrographs reported in Fig. 1 (b) and (c), respectively. The graphene film grown on pristine sapphire shows a high density of ridges (see panel (b)), similar to those measured on graphene on SiC(000-1) [25] .
Such ridges form as a consequence of the different thermal expansion coefficients of graphene and sapphire, as also observed in other works [14, 15, 17] , and have a height of around 1-4 nm ( Fig. S1 (a) in Supplementary Information). In addition, scratches originating from the substrate polishing process are also visible, even after graphene growth. In contrast, the graphene grown on H2-etched sapphire, exhibits a significantly reduced density of ridges. Also, well-defined atomic steps with heights that are integer multiples of the single unit cell height (i.e., 1.3 nm) become visible (panel (c) and Fig. S1(b) ). Hence, similarly to SiC [26] , optimized H2-etching reveals atomic terraces on sapphire. Histograms Raman histogram is fitted with a Gaussian curve to extract the distribution maximum and the half-width-at-halfmaximum, the latter employed as uncertainty. Fig. 1(d [27] . Notably, the average 2D FWHM measured on H2-etched sapphire is the lowest reported to date for as-grown graphene on sapphire. The D/G intensity ratio, indicative of the defect concentration in graphene, presents a bimodal distribution with the main peak at 0.94 and a broader peak at 1.4, suggesting the presence of highly defective areas across the sample. Upon H2-etching of the substrate, the D/G distribution peaks at a much-reduced value of 0.13 (±0.04) ( Fig. 1(e)), indicating a low defect density. The 2D/G intensity ratio distributions peak at 1.80 (±0.17) and 3.67 (±0.27) for graphene on pristine and H2-etched sapphire, respectively ( Figure 2(f) ). These values indicate a lower charge carrier concentration for graphene on the H2-etched sapphire sample, which we estimate [28] 
Structural properties of the graphene/sapphire interface
In order to determine the structural properties at the graphene/sapphire interface and gain a better understanding of the growth mechanisms -something that to date has remained elusive -we performed LEED and STM measurements. First, LEED was carried out on pristine and etched sapphire surfaces. For pristine sapphire surfaces, as expected, no LEED pattern could be retrieved, due to the insulating nature of the sample. On the other hand, surprisingly, LEED on etched sapphire was measurable down to 60 eV and revealed a clear (√31×√31)R9° reconstruction, (see Fig. S4 (a) in Supplementary Information). The Al-rich nature of tis reconstruction accounts for the direct visualization of the LEED pattern. Although there is a rather long history of controversy and debates concerning its actual atomic structure [29] [30] [31] [32] [33] , Lauritsen et al. bring a compelling argument in favour of an Al(111) layer on top of the Al-terminated c-plane of the substrate [30] . To date, this reconstruction has been observed only upon annealing in ultra-high vacuum (UHV) of Al2O3(0001) at temperatures well-above 1200°C [29] [30] [31] [32] , resulting in a loss of surface oxygen. Our recipe can induce the (√31×√31)R9° reconstruction at lower temperatures and higher pressures than those reported in literature [29] [30] [31] [32] as a result of the H2-etching process, i.e., oxygen reduction is facilitated by hydrogen. the Al atoms with respect to the substrate registry [30] . Although the current resolution of the STM measurements does not allow us to draw a conclusion on the atomic arrangement between the graphene and the Al atoms at the interface, we observe that the graphene lattice conforms well to the periodic corrugation imposed by the (√31×√31)R±9°. Thus, graphene growth on sapphire is apparently catalysed by the highly reactive Al-rich surface of the reconstructed surface.
During growth, the Al sites are strong Lewis acids that dissociate the methane molecules, thus catalyzing graphene growth. To assess the size of the single-crystalline graphene domains, the sample was measured with low-energy electron microscopy (LEEM), which is a technique highly sensitive to the crystalline orientation [34] . In the LEEM micrograph shown in Fig. S5 , two phases (light and dark gray) are mainly visible. When performing low-energy electron diffraction with micro-spot illumination (µLEED) on the light gray phase, only the (√31×√31)R9° pattern is recognizable, together with the R30 graphene reflections. On the dark gray phase instead, multiple rotational domains are found, and no (√31×√31)R9° pattern is observed. From the dark-field analysis reported in the Supplementary Information (see Fig.   S5 (b)), we estimate the single-crystal grain size of graphene to be of the order of one micrometer. This is about one order of magnitude larger than what has been reported in the literature so far [15, 17] and we argue that it is related to the micronsized domains of the Al-rich reconstructed surface. Hence, on one hand graphene grows with a high degree of crystallinity on the fully reconstructed sapphire surface and, on the other hand, the graphene single-crystal domain size is essentially limited by the grain size of the reconstructed domains on the Al2O3(0001) surface. Therefore, the route for obtaining high quality graphene on sapphire relies on the fine control of the Al-rich reconstructed sapphire surface.
Scalability up to 6-inch wafers
To demonstrate the industrial viability of this method, the process is transferred onto a production-scale reactor (AIXTRON CCS 2D) and graphene growth on sapphire is demonstrated in 5 x 4-inch and 1 x 6-inch configuration. Figure   3 shows the results of the Raman analysis of graphene grown on a 6-inch sapphire wafer. The analysis is carried out on nine areas of 2 x 2 mm 2 , as indicated by the squares superposed to the optical picture of the as-grown wafer in Figure   3 (a). To measure the conductivity of the graphene on sapphire wafers, we performed terahertz time-domain spectroscopy (THz-TDS) measurements [35] (see Experimental Section for additional information). Fig. 4(a) shows the sheet conductivity map of an entire 4-inch wafer, and the average sheet conductivity value, retrieved by fitting the histogram in Fig. 4(b) , is 0.91±0.04 mS. To broaden the applicative range, graphene grown on sapphire wafers was successfully transferred to target substrates (in this case 90 nm SiO2/Si) using the PVA lamination approach [36] . Fig. 4(c) shows a 4-inch graphene film transferred onto SiO2/Si, continuous over 97% of the area. Field effect transistors (FET) were fabricated from graphene transferred on SiO2/Si dies and measured in a backgate geometry (Fig. 4(e) ). , where t and ε are the thickness and the dielectric constant of SiO2, respectively.
For the representative device shown in Fig. 4(d) , we obtain μh, = 2300 cm graphene grown on Cu foil and transferred onto SiO2/Si [38] . However, in contrast to CVD graphene on Cu, these samples already fully satisfy the specifications for BEOL integration as confirmed by total reflection X-ray fluorescence (TXRF) measurements (see Supplementary Information), (even if manually handled under non-controlled laboratory conditions).
We are confident that even front-end-of-line (FEOL) requirements could be met with more stringent wafer preparation and handling under fab conditions, since there is no metal used for the growth or transfer processes in our method. 
Discussion
In conclusion, this work identifies a clear approach for obtaining graphene directly on the c-plane of Al 2 O 3 (0001)
substrates in commercially available CVD reactors. We show that no external catalyst needs to be added in the growth process to obtain high-quality graphene, if the sapphire surface is properly prepared. Indeed, sapphire preparation via H2-etching is crucial to obtain an Al-rich (√31 x √31)R± 9° reconstructed surface, which catalyzes graphene growth at temperatures comparable to those conventionally used for metal-CVD processes (i.e. 1200 °C). We show for the firsttime that high-quality graphene can be grown on on 4-inch and 6-inch sapphire wafers with quality and properties we suggest that a fine control over the homogeneity and domain size of the reconstructed sapphire surface should enhance the quality as well as the domain size of the grown graphene even further, thereby increasing its electrical mobility. This work demonstrates a viable route for the production of metal-free wafer-scale high-quality graphene directly onto insulating substrates, with a significant potential impact on a wide number of microelectronic, optoelectronic, and photonic applications.
Methods
Growth of Gr on sapphire
We used c-axis, HEMCOR single crystal, double side polished sapphire (0001) substrates supplied by Alfa Aesar, (Germany). Before growth, sapphire substrates were cleaned with acetone, isopropanol, and de-ionized (DI) water in an ultra-sonicator bath, immersed in piranha solution (1:3, H2O2:H2SO4) for 15 min and finally washed in DI water and N2-blow-dried. The H2-etching was performed in the growth reactor at 1180˚C for 5 min in an atmosphere of H2 [39] . Samples were then extracted and characterized. Graphene growth for both H2-etched and pristine sapphire was performed as follows: (i) the substrate was annealed at 1200˚C for 10 min in an atmosphere of 1000 sccm of Ar at 25 mbar; (ii) growth was performed by introducing 100 sccm H2 and 5 sccm of CH4 while flowing 1000 sccm of Ar for 30 min at 25 mbar;
(iii) cooling was carried out under Ar flux.
Characterization
Raman measurements were performed with a Renishaw Invia system with a 532 nm laser, a spot size of ~1 µm, and at 5 mW of laser power. AFM was carried out with an AFM+ (Bruker Dimension Icon) operated in tapping mode in air and the Gwyddion software package was used to analyse the micrographs. LEED measurements were performed at room temperature with a SPECS GmbH LEED optics. STM and scanning tunneling spectroscopy (STS) measurements were carried out in an Omicron LT-STM at a base pressure of 10 -10 mbar. LEEM measurements were done using an Elmitec LEEM III microscope with energy filter operated at an electron energy of 15 keV and a base pressure of 10 -10 mbar. In µLEED, the incident electron beam was limited to an area of about 250 nm in diameter.
The electrical transport measurements on the transferred graphene were performed in a home-made probing station on an optical table to minimize vibrations. The gate and drain voltages were provided by a couple of Keithley 2450, used also to measure the source-drain current and the eventual presence of leak current between the gate and the drain. The device was contacted using tungsten tips of 25μm radius, aligned using 3 MPI MP-40 micropositioner. Field effect transistors (FET) were defined by electron beam lithography (EBL) and reactive ion etching (RIE) techniques. All the electrical characterizations were performed in air at room temperature, in a 2-probe configuration applying a DC bias between source and drain of 10 mV. Before measuring, the samples were annealed in UHV at 230 °C for 2 hours.
Terahertz time-domain spectroscopy (THz-TDS) of as-grown graphene on sapphire was conducted in transmission mode using a commercial Picometrix T-Ray 4000 system with a THz spot size of ~350 µm at 1 THz [35] . Samples were raster scanned with 1 mm step size in the focal plane between the THz transmitter and receiver. Examples of THz time-domain waveforms are shown in Figure S9 (a). The waveforms contain transients from internal reflections within the sapphire substrate. Here, we use the data from the directly transmitted transients to extract the sheet conductivity ( ( ) = 1 +
2 ) of graphene as [40] [41] [42] ( ) = ( 1
where Z0 is the vacuum impedance, Tmeas is ratio of the Fourier transforms of the THz waveforms transmitted through graphene-covered sapphire and bare sapphire ( Figure S9(b) ), and nsap is the refractive index of sapphire ( Figure S9 (c))
calculated from THz waveforms from bare sapphire relative to air [43] .
Examples of sheet conductivity spectra from as-grown graphene on sapphire are shown in Supporting Figure S9 (d). The sheet conductivity spectra do not follow the classical Drude-model as previously observed [41, 42, 44] as we notice a reduction in the sheet conductivity at low frequencies -this indicates that the carriers in graphene do not scatter isotropically but experience some degree of carrier localization [40, 42, 45] . In such cases, the sheet conductivity is better described by the first term of the phenomenological Drude-Smith model [40, 42, 46] ( ) = (1 − )
where WD is the Drude weight related to the DC sheet conductivity as = (1 + ), and c is a parameter that can take values from -1 to 0 and describes the degree of carrier localization/backscattering [40, 42] . If c = 0, the carrier momentum is totally randomized (classical Drude model), while carriers are completely backscattered in the case c = −1 [45] . Fits to the Drude-Smith model and the extracted parameters for σDC, τ, and c are shown together with the sheet conductivity spectra in Supporting Figure S9 (d).
Figure S1 (a) shows the height of graphene wrinkles formed due to different thermal expansion coefficients of sapphire and graphene. The typical height of those wrinkles is about 1-4 nm. Figure S1 (b) shows the reduced wrinkling observed on graphene grown on H2-etched sapphire and the atomic steps of sapphire revealed by the etching process. Line profile inserts reveal that the typical height of these terraces is about 1.5-4 nm. This is consistent with the fact that the reconstructed Al layer on the sapphire c-plane has an areal atomic density between 2.5 and 3 times higher than the sapphire basal plane [1] , corresponding to unit cell decomposition between 1.25 and 1.5. The height of the wrinkles is again about 1-4 nm, as measured in Figure S1 (b). In Figure S2 representative Raman spectra for the two types of samples are reported. Figure S2 . Representative Raman spectra of graphene on H-etched (red) and pristine (green) sapphire.
Hall effect characterization of Gr/sapphire:
The transport parameters of graphene films were measured at different locations in the chip using magneto-transport techniques. Several Hall bar devices were defined on the same chip by means of electron beam lithography (EBL), etching and metal deposition (10/50 nm Cr/Au) ( Figure S2 ). The devices were electrically characterized at room temperature, in air and in dark conditions, using a lock-in amplifier operated at low frequencies (17 Hz). In particular, a 100 nA AC current was driven between a pair of contacts (source-drain) and the resulting voltage drops in the longitudinal and transverse direction were measured as a function of magnetic field in the range -0.37 to 0.37 T. The carrier densities and mobilities in each device were calculated from the magnetic field dependence of the transverse resistance and from the longitudinal resistance, respectively. Figure S3 . Hall Bar fabrication for transport measurements. The bright lines are Cr/Au contacts and the shallow purple areas are the etch mask that defines the final geometry of the graphene device.
Mobility and carrier density values plotted in Figure 1 (g) are reported in Table S1 . The general trend is that mobility on H2-etched sapphire substrates is higher by a factor of about 2.5 with respect to that measured on pristine sapphire. Carrier density is also reduced for graphene on H2-etched sapphire. Table S1 . Carrier mobility and density for different Hall bars fabricated on graphene on pristine and H2-etched sapphire. Figure S4 (a) shows a LEED pattern measured at 137 V on Al2O3(0001) which has been hydrogen etched at 1180 °C for 5 minutes at 750 mbar and subsequently annealed in ultra-high vacuum (UHV) at 1200 °C for 15 minutes. To heat the sapphire, we placed the sample onto a piece of semiconducting 6H-SiC which is resistively heated. We point out that the sapphire was etched and that we could get a good LEED signal down to 60 V. Below that voltage, the pattern was strongly deformed by surface charging. Moreover, we superimpose the theoretical pattern to the data and the matching is essentially perfect. This means that, at this energy, the path of the diffracted electrons is not affected by surface charging.The LEED analysis performed on graphene grown on pristine sapphire is reported in Fig. S4(b) . In this case the (√31 × √31) ± 9 is faintly visible. A much higher background signal as well as a blurring of the diffraction spots originating from the reconstruction are present. This diffuse signal is due to a larger disorder present in this sort of samples.
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LEED analysis
It is not surprising that the reconstruction develops even though, the absence of a well-defined step-terrace structure, limits the extent of the reconstruction domain and therefore the domain-size of graphene. This contributes to a generally more disordered interface in this kind of samples.
In Figure 
LEEM analysis
Wafer-scale polymer-assisted transfer
Graphene was transferred from sapphire to a target substrate (in this case 90 nm SiO2 on Si) by a peeling approach [2, 3] .
Samples of graphene on sapphire were submerged in DI water at room temperature for at least 3 hours. A commercial polyvinyl alcohol (PVA) polymer foil was subsequently laminated onto the graphene/sapphire sample and the PVA foil was used to gently peel the graphene sheet from the sapphire substrate [4] . The produced graphene/PVA foil was laminated onto the target substrate and the PVA was subsequently dissolved in DI water. Optical maps were created by acquiring images while raster scanning samples. The optical images were acquired using a Nikon Eclipse L200N microscope equipped with a programmable Prior Scientific XYZ stage. The images were stitched together to form an optical map after background subtraction [5] .
FET measurements:
The linear fitting of the conductance versus gate voltage, used in the main text to obtain the mobility, ignores the presence of any carrier-independent contribution to the mobility, such as contact resistance or short-range scattering. To address the presence of those effects, we also attempt the method of fitting the transfer curve To evaluate the quality of graphene we also evaluate n*, as the potential fluctuation of electrons in graphene 5 . This parameter can be determined by fitting log(σ) versus log(n) in the constant (low n) and linear (high n) regime 6 Figure S10. Procedure to extract n*: two lines are used to fit the double logarithmic plot of σ as function of n. We obtain n* around 3x10 11 cm -2 , with a slight difference in the conductance with a small difference between electrons (black) and holes (red). 
TXRF measurements
TXRF measurements were carried out (by EAG Laboratories, Sunnyvale, USA) on 4-inch sapphire wafers before and after growth of graphene. A tungsten (W) rotating anode was used as the source, with measurements taken at 49 points on each 4-inch wafer. Table S2 shows the average detected concentration of elements on each wafer. We observe that after graphene growth, metal contamination levels still satisfy back-end-of-line (BEOL) integration requirements (metal below 10 12 at/cm 2 ). Indeed, for most analyzed elements, there is a general improvement (i.e. lower values) upon graphene growth. This is most likely to due to the fact that starting sapphire wafers, being manually handled and not within dedicated fab premises, already presented contaminants which diffused into the sapphire during the high-temperature growth process. We expect that the starting contaminants would be reduced by automated loading of wafers in a clean, dedicated environment, and are confident that with such procedures, front-end-of-line (FEOL) requirements, 10 10 at/cm 2 , would be met. 
